

CMOS 32K x 8 TIMEKEEPER SRAM

PRELIMINARY DATA

- INTEGRATED ULTRA LOW POWER SRAM, REAL TIME CLOCK, POWER-FAIL CONTROL CIRCUIT and BATTERY
- BYTEWIDE RAM-LIKE CLOCK ACCESS
- BCD CODED YEAR, MONTH, DAY, DATE, HOURS, MINUTES and SECONDS
- FREQUENCY TEST OUTPUT for REAL TIME CLOCK
- AUTOMATIC POWER-FAIL CHIP DESELECT and WRITE PROTECTION
- CHOICE of TWO WRITE PROTECT VOLTAGES:
 - $M48T35: 4.5V \le V_{PFD} \le 4.75V$
 - M48T35Y: 4.2V ≤ V_{PFD} ≤ 4.5V
- SELF CONTAINED BATTERY and CRYSTAL in the CAPHAT DIP PACKAGE
- SMALL OUTLINE PACKAGE PROVIDES DIRECT CONNECTION for a SNAPHAT HOUSING CONTAINING the BATTERY and CRYSTAL
- SNAPHAT HOUSING (BATTERY and CRYSTAL) REPLACEABLE
- PIN and FUNCTION COMPATIBLE with JEDEC STANDARD 32K x 8 SRAMs



A0-A14	Address Inputs
DQ0-DQ7	Data Inputs / Outputs
Ē	Chip Enable
G	Output Enable
W	Write Enable
V _{CC}	Supply Voltage
V _{SS}	Ground





Figure 1. Logic Diagram



July 1995 1/16

Figure 2A. DIP Pin Connections




Figure 2B. SO Pin Connections




Table 2. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
T _A	Ambient Operating Temperature	0 to 70	°C
T _{STG}	Storage Temperature (V _{CC} Off, Oscillator Off)	-40 to 85	°C
V _{IO}	Input or Output Voltages	–0.3 to 7	V
Vcc	Supply Voltage	–0.3 to 7	V
lo	Output Current	20	mA
P _D	Power Dissipation	1	W

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to the absolute maximum ratings conditions for extended periods of time may affect reliability.

CAUTION: Negative undershoots below -0.3 volts are not allowed on any pin while in the Battery Back-up mode.


Table 3. Operating Modes (1)

Mode	Vcc	Ē	G	w	DQ0-DQ7	Power
Deselect		V _{IH}	Х	Х	High Z	Standby
Write	4.75V to 5.5V or	V _{IL}	Х	V _{IL}	D _{IN}	Active
Read	4.5V to 5.5V	V _{IL}	V _{IL}	V _{IH}	D _{OUT}	Active
Read		V _{IL}	V _{IH}	V _{IH}	High Z	Active
Deselect	V _{SO} to V _{PFD} (min) (2)	Х	Х	Х	High Z	CMOS Standby
Deselect	≤ V _{SO}	Х	Х	Х	High Z	Battery Back-up Mode

Notes: 1. X = V_{IH} or V_{.IL}

See Table 6 for details.

Figure 3. Block Diagram



DESCRIPTION

The M48T35 TIMEKEEPER™ RAM is an 32K x 8 non-volatile static RAM and real time clock. The monolithic chip is available in two special packages to provide a highly integrated battery backed-up memory and real time clock solution.

The M48T35 is a non-volatile pin and function equivalent to any JEDEC standard 32K x 8 SRAM. It also easily fits into many ROM, EPROM, and EEPROM sockets, providing the non-volatility of PROMs without any requirement for special write timing or limitations on the number of writes that can be performed.

The 28 pin 600mil DIP CAPHAT™ houses the M48T35 silicon with a quartz crystal and a long life lithium button cell in a single package.

The 28 pin 330mil SO provides sockets with gold plated contacts at both ends for direct connection to a separate SNAPHAT™ housing containing the battery and crystal. The unique design allows the SNAPHAT battery package to be mounted on top of the SO package after the completion of the surface mount process.

Insertion of the SNAPHAT housing after reflow prevents potential battery and crystal damage due

AC MEASUREMENT CONDITIONS

Input Rise and Fall Times ≤ 5 ns
Input Pulse Voltages 0 to 3V
Input and Output Timing Ref. Voltages 1.5V

Note that Output Hi-Z is defined as the point where data is no longer driven.

Figure 4. AC Testing Load Circuit




Table 4. Capacitance (1, 2) $(T_A = 25 \, {}^{\circ}C, f = 1 \, MHz)$

Symbol	Parameter Test Condition		Min	Max	Unit
Cin	Input Capacitance	V _{IN} = 0V		10	pF
C _{IO} (3)	Input / Output Capacitance	V _{OUT} = 0V		10	pF

Notes: 1. Effective capacitance measured with power supply at 5V.

2. Sampled only, not 100% tested.

3. Outputs deselected

Table 5. DC Characteristics ($T_A = 0$ to 70° C; $V_{CC} = 4.75$ V to 5.5V or 4.5V to 5.5V)

Symbol	Parameter	Parameter Test Condition		Max	Unit
I _{LI} ⁽¹⁾	Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}		±1	μΑ
I _{LO} ⁽¹⁾	Output Leakage Current	0V ≤ V _{OUT} ≤ V _{CC}		±5	μΑ
Icc	Supply Current	Outputs open		50	mA
I _{CC1}	Supply Current (Standby) TTL	E = V _{IH}		3	mA
I _{CC2}	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} - 0.2V$		3	mA
V _{IL} ⁽²⁾	Input Low Voltage		-0.3	0.8	V
V _{IH}	Input High Voltage		2.2	V _{CC} + 0.3	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
Voн	Output High Voltage	Iон = -1mA	2.4		V

Notes: 1. Outputs Deselected.

Table 6. Power Down/Up Trip Points DC Characteristics (1) $(T_A = 0 \text{ to } 70^{\circ}\text{C})$

Symbol	Parameter	Min	Тур	Max	Unit
V _{PFD}	Power-fail Deselect Voltage (M48T35)	4.5	4.6	4.75	V
V_{PFD}	Power-fail Deselect Voltage (M48T35Y)	4.2	4.35	4.5	V
V _{SO}	Battery Back-up Switchover Voltage		3.0		V
t _{DR} ^(2, 3)	Expected Data Retention Time	10			YEARS

Notes: 1. All voltages referenced to V_{SS}.

2. @ 25°C.

DESCRIPTION (cont'd)

to the high temperatures required for device surface-mounting. The SNAPHAT housing is keyed to prevent reverse insertion.

The SO and battery packages are shipped separately in plastic anti-static tubes. The SO package

is also available to ship in Tape & Reel form. For the 28 lead SO, the battery package (i.e. SNAPHAT) part number is "M4T28-BR12SH1".

As Figure 3 shows, the static memory array and the quartz controlled clock oscillator of the M48T35 are integrated on one silicon chip. The two circuits are interconnected at the upper eight memory locations

^{2.} Negative spikes of -1V allowed for up to 10ns once per Cycle.

^{3.} CAPHAT only, SNAPHAT t_{DR} = 7yrs.

Table 7. Power Down/Up Mode AC Characteristics ($T_A = 0 \text{ to } 70^{\circ}\text{C}$)

Symbol	Parameter	Min	Max	Unit
tpD	Ē or W at V _{IH} before Power Down	0		μs
t _F ⁽¹⁾	V _{PFD} (max) to V _{PFD} (min) V _{CC} Fall Time	300		μs
t _{FB} (2)	V _{PFD} (min) to V _{SO} V _{CC} Fall Time	10		μs
t _R	V _{PFD} (min) to V _{PFD} (max) V _{CC} Rise Time	10		μs
t _{RB}	V _{SO} to V _{PFD} (min) V _{CC} Rise Time	1		μs
t _{REC}	V _{PFD} (max) to Inputs Recognized	40	200	ms

Notes: 1. V_{PFD} (max) to V_{PFD} (min) fall time of less than t_F may result in deselection/write protection not occurring until 200 μs after V_{CC} passes V_{PFD} (min).

2. V_{PFD} (min) to V_{SO} fall time of less than t_{FB} may cause corruption of RAM data.

Figure 5. Power Down/Up Mode AC Waveforms





Table 8. Read Mode AC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}; V_{CC} = 4.75\text{V to } 5.5\text{V or } 4.5\text{V to } 5.5\text{V})$

		M48T3	M48T35 / 35Y -70		
Symbol	Parameter	-7			
		Min	Max		
t _{AVAV}	Read Cycle Time	70		ns	
t _{AVQV} (1)	Address Valid to Output Valid		70	ns	
t _{ELQV} (1)	Chip Enable Low to Output Valid		70	ns	
t _{GLQV} (1)	Output Enable Low to Output Valid		35	ns	
t _{ELQX} (2)	Chip Enable Low to Output Transition	5		ns	
t _{GLQX} (2)	Output Enable Low to Output Transition	5		ns	
t _{EHQZ} (2)	Chip Enable High to Output Hi-Z		25	ns	
t _{GHQZ} (2)	Output Enable High to Output Hi-Z		25	ns	
t _{AXQX} (1)	Address Transition to Output Transition	10		ns	

Notes: 1. $C_L = 100pF$ (see Figure 4). 2. $C_L = 5pF$ (see Figure 4).

Figure 6. Read Mode AC Waveforms



Note: Write Enable $\overline{(W)}$ = High

Table 9. Write Mode AC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}; V_{CC} = 4.75\text{V to } 5.5\text{V or } 4.5\text{V to } 5.5\text{V})$

		M48T3	M48T35 / 35Y -70		
Symbol	Parameter	-7			
		Min	Max		
t _{AVAV}	Write Cycle Time	70		ns	
t _{AVWL}	Address Valid to Write Enable Low	0		ns	
t _{AVEL}	Address Valid to Chip Enable Low	0		ns	
t _{WLWH}	Write Enable Pulse Width	50		ns	
t _{ELEH}	Chip Enable Low to Chip Enable High	55		ns	
t _{WHAX}	Write Enable High to Address Transition	0		ns	
t _{EHAX}	Chip Enable High to Address Transition	0		ns	
t _{DVWH}	Input Valid to Write Enable High	30		ns	
t _{DVEH}	Input Valid to Chip Enable High	30		ns	
t _{WHDX}	Write Enable High to Input Transition	5		ns	
t _{EHDX}	Chip Enable High to Input Transition	5		ns	
t _{WLQZ} (1, 2)	Write Enable Low to Output Hi-Z		25	ns	
tavwh	Address Valid to Write Enable High	60		ns	
t _{AVEH}	Address Valid to Chip Enable High	60		ns	
twhqx (1, 2)	Write Enable High to Output Transition	5		ns	

Notes: 1. C_L = 5pF (see Figure 4).

DESCRIPTION (cont'd)

to provide user accessible BYTEWIDE™ clock information in the bytes with addresses 7FF9h-7FFFh. The clock locations contain the year, month, date, day, hour, minute, and second in 24 hour BCD format. Corrections for 28, 29 (leap year), 30, and 31 day months are made automatically. Byte 7FF8h is the clock control register. This byte controls user access to the clock information and also stores the clock calibration setting.

The eight clock bytes are not the actual clock counters themselves; they are memory locations consisting of BiPORT™ read/write memory cells. The M48T35 includes a clock control circuit which updates the clock bytes with current information once per second. The information can be accessed by the user in the same manner as any other location in the static memory array.

The M48T35 also has its own Power-fail Detect circuit. The control circuitry constantly monitors the single 5V supply for an out of tolerance condition. When V_{CC} is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operation brought on by low V_{CC} . As V_{CC} falls below approximately 3V, the control circuitry connects the battery which maintains data and clock operation until valid power returns.

READ MODE

The M48T35 is in the Read Mode whenever \overline{W} (Write Enable) is high and \overline{E} (Chip Enable) is low. The unique address specified by the 15 Address Inputs defines which one of the 32,768 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within t_{AVQV} (Address Access Time) after the last address input signal is stable,

^{2.} If \overline{E} goes low simultaneously with \overline{W} going low, the outputs remain in the high impedance state.





Figure 7. Write Enable Controlled, Write AC Waveforms

Figure 8. Chip Enable Controlled, Write AC Waveforms



RAED MODE (cont'd)

providing that the \overline{E} and \overline{G} access times are also satisfied. If the \overline{E} and \overline{G} access times are not met, valid data will be available after the latter of the Chip Enable Access Times (t_{ELQV}) or Output Enable Access Time (t_{GLQV}).

The state of the eight three-state Data I/O signals is controlled by \overline{E} and \overline{G} . If the outputs are activated before t_{AVQV} , the data lines will be driven to an indeterminate state until t_{AVQV} . If the Address Inputs are changed while \overline{E} and \overline{G} remain active, output data will remain valid for t_{AXQX} (Output Data Hold Time) but will go indeterminate until the next Address Access.

WRITE MODE

The M48T35 is in the Write Mode whenever \overline{W} and \overline{E} are low. The start of a write is referenced from the latter occurring falling edge of \overline{W} or \overline{E} . A write is terminated by the earlier rising edge of \overline{W} or \overline{E} . The addresses must be held valid throughout the cycle. \overline{E} or \overline{W} must return high for minimum of t_{EHAX} from Chip Enable or t_{WHAX} from Write Enable prior to the initiation of another read or write cycle. Data-in must be valid t_{DVWH} prior to the end of write and remain valid for t_{WHDX} afterward. \overline{G} should be kept high during write cycles to avoid bus contention; although, if the output bus has been activated by a low on \overline{E} and \overline{G} , a low on \overline{W} will disable the outputs t_{WLOZ} after \overline{W} falls.

DATA RETENTION MODE

With valid V_{CC} applied, the M48T35 operates as a conventional BYTEWIDE static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when V_{CC} falls within the V_{PFD}(max), V_{PFD}(min) window. All outputs become high impedance, and all inputs are treated as "don't care."

Note: A power failure during a write cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below $V_{PFD}(min)$, the user can be assured the memory will be in a write protected state, provided the V_{CC} fall time is not less than tr. The M48T35 may respond to transient noise spikes on V_{CC} that reach into the deselect window during the time the device is sampling V_{CC} . Therefore, decoupling of the power supply lines is recommended.

When V_{CC} drops below V_{SO}, the control circuit switches power to the internal battery which preserves data and powers the clock. The internal button cell will maintain data in the M48T35 for an

accumulated period of at least 7 years when V_{CC} is less than V_{SO} . As system power returns and V_{CC} rises above V_{SO} , the battery is disconnected, and the power supply is switched to external V_{CC} . Write protection continues for t_{REC} until V_{CC} reaches $V_{PFD}(min)$. \overline{E} should be kept high as V_{CC} rises past $V_{PFD}(min)$ to prevent inadvertent write cycles prior to processor stabilization. Normal RAM operation can resume t_{REC} after V_{CC} exceeds $V_{PFD}(max)$.

CLOCK OPERATIONS

Reading the Clock

Updates to the TIMEKEEPER registers should be halted before clock data is read to prevent reading data in transition. Because the BiPORT TIME-KEEPER cells in the RAM array are only data registers, and not the actual clock counters, updating the registers can be halted without disturbing the clock itself.

Updating is halted when a '1' is written to the READ bit, D6 in the Control Register 7FF8h. As long as a '1' remains in that position, updating is halted.

After a halt is issued, the registers reflect the count; that is, the day, date, and the time that were current at the moment the halt command was issued.

All of the TIMEKEEPER registers are updated simultaneously. A halt will not interrupt an update in progress. Updating is within a second after the bit is reset to a '0'.

Setting the Clock

Bit D7 of the Control Register 7FF8h is the WRITE bit. Setting the WRITE bit to a '1', like the READ bit, halts updates to the TIMEKEEPER registers. The user can then load them with the correct day, date, and time data in 24 hour BCD format (see Table 10). Resetting the WRITE bit to a '0' then transfers the values of all time registers 7FF9h-7FFFh to the actual TIMEKEEPER counters and allows normal operation to resume. The FT bit and the bits marked as '0' in Table 10 must be written to '0' to allow for normal TIMEKEEPER and RAM operation. After the WRITE bit is reset, the next clock update will occur in one second.

Stopping and Starting the Oscillator

The oscillator may be stopped at any time. If the device is going to spend a significant amount of time on the shelf, the oscillator can be turned off to minimize current drain on the battery. The STOP bit is the MSB of the seconds register. Settingit to a '1' stops the oscillator. The M48T35 is shipped from SGS-THOMSON with the STOP bit set to a '1'. When reset to a '0', the M48T35 oscillator starts within 1 second.



Calibrating the Clock

The M48T35 is driven by a quartz controlled oscillator with a nominal frequency of 32,768 Hz. The devices are tested not to exceed 35 PPM (parts per million) oscillator frequency error at 25°C, which equates to about \pm 1.53 minutes per month. With the calibration bits properly set, the accuracy of each M48T35 improves to better than \pm 4 PPM at 25°C

Of course the oscillation rate of any crystal changes with temperature. Most clock chips compensate for crystal frequency and temperature shift error with cumbersome trim capacitors. The M48T35 design, however, employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 128 stage, as shown in Figure 9. The number of times pulses are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five Calibration bits found in the Control Register. Adding counts speeds the clock up, subtracting counts slows the clock down. The Calibration byte occupies the five lower order bits (D4-D0) in the Control Register 7FF8h. These bits can be set to represent any value between 0 and 31 in binary form. Bit D5 is a Sign bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once

per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on.

Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is +4.068 or -2.034 PPM of adjustment per calibration step in the calibration register. Assuming that the oscillator is in fact running at exactly 32,768 Hz, each of the 31 increments in the Calibration byte would represent +10.7 or -5.35 seconds per month which corresponds to a total range of +5.5 or -2.75 minutes per month.

Two methods are available for ascertaining how much calibration a given M48T35 may require. The first involves simply setting the clock, letting it run for a month and comparing it to a known accurate reference (like WWV broadcasts). While that may seem crude, it allows the designer to give the end user the ability to calibrate his clock as his environment may require, even after the final product is packaged in a non-user serviceable enclosure.

All the designer has to do is provide a simple utility that accesses the Calibration byte. The utility could even be menu driven and made foolproof.

Table 10. Register Map

Address	Data						Data Function/Range			
7 (3.3.750	D7	D6	D5	D4	D3	D2	D1	D0	BCD Form	nat
7FFFh		10 Y	'ears			Υe	ear		Year	00-99
7FFEh	0	0	0	10 M.	Month			Month	01-12	
7FFDh	0	0	10 Date			Date			Date	01-31
7FFCh	0	FT	0	0	0		Day		Day	01-07
7FFBh	0	0	10 H	lours		Но	urs		Hour	00-23
7FFAh	0	1	10 Minute	s		Min	utes		Minutes	00-59
7FF9h	ST	1	0 Second	ds	Seconds			Seconds	00-59	
7FF8h	W	R	S		(Calibratio	n		Control	

Keys: S = SIGN Bit


FT = FREQUENCY TEST Bit (Must be set to '0' upon power, for normal clock operation)

R = READ Bit W = WRITE Bit ST = STOP Bit 0 = Must be set to '0 The second approach is better suited to a manufacturing environment, and involves the use of some test equipment. When the Frequency Test (FT) bit, the seventh-most significant bit in the Day Register is set to a '1', and D7 of the Seconds Register is a '0' (Oscillator Running), DQ0 will toggle at 512Hz during a read of the Seconds Register. Any deviation from 512 Hz indicates the degree and direction of oscillator frequency shift at the test temperature. For example, a reading of 512.01024


Hz would indicate a +20 PPM oscillator frequency error, requiring a -10(001010) to be loaded into the Calibration Byte for correction. Note that setting or changing the Calibration Byte does not affect the Frequency test output frequency.

The FT bit MUST be reset to '0' for normal clock operations to resume. The FT bit is automatically Reset on power-up.

Figure 9. Clock Calibration



ORDERING INFORMATION SCHEME



Note: 35* CAPHAT package only.

The SO and battery packages are shipped separately in plastic anti-static tubes. The SO package is also available to ship in Tape & Reel form. For the 28 lead SO, the battery package (i.e. SNAPHAT) part number is "M4T28-BR12SH1".


For a list of available options (Supply Voltage, Speed, Package, etc...) refer to the current Memory Shortform catalogue.

For further information on any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.

PCDIP28 - 28 pin Plastic DIP, battery CAPHAT

Symb		mm			inches	
- Symb	Тур	Min	Max	Тур	Min	Max
А		8.89	9.65		0.350	0.380
A1		0.38	0.76		0.015	0.030
A2		8.38	8.89		0.330	0.350
В		0.38	0.53		0.015	0.021
B1		1.14	1.78		0.045	0.070
С		0.20	0.31		0.008	0.012
D		39.37	39.88		1.550	1.570
Е		17.83	18.34		0.702	0.722
e1		2.29	2.79		0.090	0.110
e3		29.72	36.32		1.170	1.430
eA		15.24	16.00		0.600	0.630
L		3.05	3.81		0.120	0.150
N		28			28	

PCDIP28




Drawing is not to scale

SOH28 - 28 lead Plastic Small Outline, battery SNAPHAT

Symb		mm		inches		
Cyllid	Тур	Min	Max	Тур	Min	Max
Α			3.05			0.120
A1		0.05	0.36		0.002	0.014
A2		2.34	2.69		0.092	0.106
В		0.36	0.51		0.014	0.020
С		0.15	0.32		0.006	0.012
D		17.71	18.49		0.697	0.728
Е		8.23	8.89		0.324	0.350
е	1.27	_	_	0.050	_	_
eB		3.20	3.61		0.126	0.142
Н		11.51	12.70		0.453	0.500
L		0.41	1.27		0.016	0.050
α		0°	8°		0°	8°
N		28		28		
СР			0.10			0.004

SOH28




Drawing is not to scale

SH28 - SNAPHAT Housing for 28 lead Plastic Small Outline

Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
А			9.78			0.385
A1		6.73	7.24		0.265	0.285
A2		6.48	6.99		0.255	0.275
А3			0.38			0.015
В		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		14.22	14.99		0.560	0.590
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090

SH28



Drawing is not to scale

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1995 SGS-THOMSON Microelectronics - All Rights Reserved

™ TIMEKEEPER, SNAPHAT, CAPHAT, BYTEWIDE and BiPORT are trademarks of SGS-THOMSON Microelectronics

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

